



Notice of References Cited

Application/Control No. 09/668,320	Applicant(s)/Patent Under Reexamination ALPERT ET AL.	
Examiner	Art Unit	
Morella I Rosales-Hanner	2128	Page 1 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	4	US-6,347,393	02-2002	Alpert et al.	716/2
	В	US-			
ذ	U	US-			
	D	US-			
	Ε	US-			
	F	US-			
	G	US-		-	
	H	US-			
	-	US-			
	٦	US-			
	К	US-			
	L	US-			·
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	a					
	R					
	s					
	т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	Curtis L. Ratzlaff, Satyamurthy Pullela and Lawrence T. Pillage, "Modeling the RC-Interconnect Effects in a Hierarchical Timing Analyzer", IEEE 1992 Custom Integrated Circuits Conference, Pgs 15.6.1 - 15.6.4.			
	V	Andrew B. Kahng and Sudhakar Muddu, "Two-pole Analysis of Interconnection Trees", 1994 IEEE, Pgs 105 - 110. 🗆 🗆			
	w	Charles J. Alpert, Anirudh Devgan and Stephen T. Quay, "Buffer Insertion with Accurate Gate and Interconnect Delay Computation", DAC '99, Pgs 479 - 484 \(\text{\pi} \)			
	x	Charles J. Alpert, Anirudh Devgan and Stephen T. Quay, "Buffer Insertion for Noise and Delay Optimization", IEEE transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol 18, No.11, Nov 1999, Pgs 1633 - 1645			

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Application/Control No. Applicant(s)/Patent Under Reexamination 09/668,320 ALPERT ET AL. Notice of References Cited Art Unit **Examiner** Page 2 of 2 2128

U.S. PATENT DOCUMENTS

Morella I Rosales-Hanner

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	О	US-		•	
	Ε	US-			
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	2					
	0					
	Р					
	O					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	Ų.	Jessica Qian, Satyamurthy Pullela and Lawrence Pillage, "Modeling the "Effective Capacitance" for the RC Interconnect of CMOS Gates", IEEE transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, No.12, Dec 1994, Pgs 1526 - 1535
	٧	
	w	•
	×	

"A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.